P1 1156192

THIR UNIVERD SIMVERS OF AVERTOR

TO AHL TO WHOM THESE: PRESENTS SHAVE COMES

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office

April 17, 2004

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

APPLICATION NUMBER: 60/449,049 FILING DATE: February 21, 2003

RELATED PCT APPLICATION NUMBER: PCT/US04/04676

By Authority of the COMMISSIONER OF PATENTS AND TRADEMARKS

M. SIAS Certifying Officer

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

"EXPRESS MAIL" MAILING


"Express Mail" Mailing Label No. <u>EL 897 898 206 US</u>

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" Service Under 37 CFR 1.10 on the date indicated above and is addressed to Box Provisional Patent Application, Commissioner for Patents, Washington, D.C. 20231.

(Signature of Person Mailing Paper or Fee)

Michael K. Kinney

(Typed or Printed Name of Person Mailing Paper or Fee)



PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53(c).

	Docket No. 102402-100		Type a plus (+) Inside this box 6	+ .
		INVENTOR(s)/AP	PLICANT(s)	<u> </u>
LAST NAME	FIRST NAME	MIDDLE INITIAL	RESIDENCE (CITY AND EITHER STATE OR FORE COUNTRY)	IGN
JUSKEY	Frank	J.	Dublin, CA	
LAU	Daniel	K.	San Francisco, CA	
THOMPSON	Lawrence	R.	San Jose, CA	
?				
		E OF INVENTION (
	LEAD FRAM	E WITH INCLUI	DED PASŠIVE DEVIČES	
		CORRESPONDENC	CE ADDRESS	
		Customer Nu 2726 PATENT TRADEMA	1111 11111111111111111111111111111111	
	Enclose	ed Application Parts	(check all that apply)	
[X] Specification (claims & abstract)	Number of pages [25]		·	
[X] Drawing(s)	Number of Sheets [1]		fy) _Return post card_	
MET	HOD OF PAYMENT OF FILING FI	EES FOR THIS PRO	VISIONAL APPLICATION FOR PATENT (check one)	
[] A check or money	order is enclosed to cover the filing	fees	Filing Fee Amount(s) \$160.00	
[X] The Commissione and credit Deposit	r is hereby authorized to charge filing Account No. <u>23-1665</u>	g fees	1 ming 1 ce Amount(s) \$ 100.00	
The invention was mad	e by an agency of the United States (Government or under	a contract with an agency of the United States Government	* * <u>*</u>
[X] No	•		agency and the Government contract number is	•
Respectfully submitted			Service and Covernment Contract Jumper 18	 -
SIGNATURE:	selle -	Dat	e: February 21, 2003	
TYPED or PRINTED N	NAME: Michael K. Kinney	· · ·	Registration No. 42,740	
10/3/309405 1				

LEAD FRAME WITH INCLUDED PASSIVE DEVICES

BACKGROUND OF THE INVENTION

1. Field of the Invention

5

10

15

20

25

30

The present invention relates generally to semiconductor manufacture and, more particularly, to lead frame packaging having semiconductor dies and passive devices co-located on the lead frame.

2. <u>Description of the Related Art</u>

In a conventional semiconductor die package a housing encases the semiconductor die to prevent damage to the die from exposure to the environment. The housing may be hermetically sealed, encased in plastic, or otherwise protected from the environment. In many electronic assemblies, passive components such as, for example, capacitors, inductors and resistors, are interconnected with semiconductor die packages to provide desired functions. Heretofore, most of these passive components could not be integrated within an encased die package in a cost effective manner.

It is desirable from both a manufacturer's and user's standpoint that electronic assemblies require as few as possible external connections since such connections increase manufacturing costs (that are ultimately passed to the user) and can introduce noise to the package as signals are propagated from external components.

Accordingly, the inventors have realized that a need exists for an improved semiconductor die package including a cost effective method for placing passive components close to a semiconductor die and for encasing the passive components and die in a single package.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a perspective, partial cross sectional view of a multi-component electronic assembly configured and operating in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 shows an electronic package 10 including a semiconductor die 20 having one or more integrated circuit elements and a lead frame 30 supporting the die 20. Commonly, the die 20 is of nominally rectangular or, more particularly square plan that is coupled to a printed circuit

Express Mail No.: EL 897 898 206 US

5

10

15

20

25

30

board (not shown). The lead frame 30 is comprised of a stamped or etched metallic structure and includes a plurality of conductive leads 32.

As shown in FIG 1, the semiconductor die 20 is attached to the lead frame 30 by, for example, a conductive adhesive 40 (e.g., metal filled epoxy) disposed between the lead frame 30 and a lower surface of the die 20. It should be appreciated that the die 20 may also be attached to the lead frame 30 by solder.


The package 10 includes a plurality of bond pads 50, at least some of which provide electrical communication between the semiconductor die 20 and an apparatus in which the electronic package 10 is installed (e.g., via connection to the printed circuit board). For example, the die 20 may be electrically connected to the bond pads 50 by appropriate means such as wire bonding. FIG. 1 illustrates a plurality of wires 60 coupling the die 20 to the bond pads 50.

In accordance with the present invention, passive devices 80 such as, for example, capacitors, inductors and resistors, are attached to the lead frame 30 by, for example, solder 90. In the one embodiment, the semiconductor die 20, pads 50, wires 60, passive devices 80 and inboard portions of the lead frame 30 are encapsulated within an encapsulant 70 molded in situ to provide physical and environmental protection of the components within the assembly 10. Preferably, undersides of the bond pads 50 are exposed through the encapsulant to permit electrical contact with the apparatus in which the package is installed (e.g., via connection to the printed circuit board). It should be appreciated that an equivalent assembly may be sealed in a metal or ceramic encasing.

As illustrated in FIG. 1, the passive devices 80 are located in close proximity to the die 20 yielding a component assembly having an overall size that is less than conventional multi-component die packages. The inventors have realized that the inventive configuration demonstrates faster electrical connective between components as there are fewer external leads and shorter wire lengths between the components. Preferably, the assembly 10 is a drop-in replacement to dual flat non-leaded assemblies such as, for example, small outline integrated circuits (SOIC), thin shrink small outline packages (TSSOP), quarter size outline packages (QSOP), and the like.

Some features and functions of an exemplary embodiment of the present invention are described below.







CROSS-SECTION SIDEVIEW

4



DR/DR+OFFRS

SOIC / TSSOP

4,044

Sec. (1989)

COGERCIAL ERPLACEMENT

THE RESERVE OF THE PARTY OF THE

HOULH-HAUNG OMEC

. 4. K. 4. 6.

beter bighthis

Septuality.

edd-free dhoumae

1

S

SERVICE TO ADOPT LEAD FREE PACKAGE

S


5

10 July 10 15 14 15

4.75


(mm x mm) Without Ground With Ground Bond	0.80 0.55 Not Feasible	150	174 Total To	ATT 2550 125	3.74	4.75	26,28 6,50 6.25 5.74	7.75 7.50	8.25 8.00 7.50
LEAD COUNT	4	4,6,8	6, 8, 10, 12	10, 12, 14, 16	10, 14, 18, 20	14, 16, 22, 24	16, 18, 20, 22, 24, 26,	22, 24, 28, 30, 32	32, 34, 38, 40
BODY SIZE	2×4	3 x 5	4×6	5 x.7	. 8×9	7×9	8 x 10	9x11	10 x 12

TOOLING LAD-TIMEFOR NEW BODY SIZE: Leadframe = 4 WKs & Sah jigs = 6 WKs THE CHIP OFFERED USING COPPER PILLAR BUMPS WITH SOLDER CAP (APS II O HISE)





1411ga11gi1641




ATERIALS					rspot						\$\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
AIT STANDARD FLIP-CHIP MATERIALS	Same and the second	Copper 194 FH or C7025	ing) tape:	d (NiPdAO) or Silve	والمستراق والمستراء والمستراء والمستراء	30TC	1.580	0		litsubishi D325M or eqivaler
TANDARD		Copper 1	Half Etching.	Back side tape:	Pre-Plated (NiPdA	Sund	EME 7730LC	. 0220	CEL 9920		Mitsubish
AIT S	eadframe:					lold Compound:				Saw Blade:	
اـــا	3					š				Sa	
	1.50:mm			0.00 mm		MC	ulihin nin		8 10 mils	S	0
RULES	and the second s			0.10 mm		<u> </u>	. uliniorini .		8:: 10 mils	es .	6
HIP DESIGN RULES	mui09),					<u> </u>			8 10 mils	S	G. D. C.


AIT STA	Leadrame:		Moid Compone		Saw Blade:	
RULES		0.10 mm		8. 10 mils		
CHIP DESIGN R	length	ilice		ckness		
	Max halfetch cantilever	Win rife al to metal distance	alvini metal width i	Recommended water this		



PIN "1" IDENTIDICATION : (JEDEC MO-229)



DEN+ LEADFRAME CONFIGURATION










	Global Part Number	LQG18HN10NJ00B
	Previous Part Number	LQG11A10NJ00
	anductance	10nH
	Trolerand Brank	¥ 2 %
	A SPURIOUS SELECTION	100MHz
F.		300mA
	Mex. Of Design Grant	0.30ohm
	And of DC residence	
	(Ominin.)	12
	Miles Frequency	100MHz
27.6	Self Resonance Frequency	3500MHz min.
	Min. of Operating Temp.	-40°C
	Max. of Operating Temp.	+85°C
	Length	1.6mm
	Width	0.8mm
•	, Thickness	0,8mm
		OTHER CONTROL
•	Weight	0.003g (Typ.)




Global Part Number	GRP155B11H102KA01B	
Previous Part Number	GRM36B102K50	
Length L	1.00mm ±0.05mm	
Width W	0.50mm ±000 ரோநா	
Thickness T	0.50mm ±00m series	
Electrode e	0.15 to 0.39 miral	
Electrode Gap g	0.40mm/min	
TC Code (Standard)	B (JIS)	
Capacitance Change	±10%	
T& Change Correction		
Temperature Range	-25 to 85°C	
Capacitance,	1000pF ±10%	
Rated Voltage	50Vdc	
Soldering Method	Reflow	
Recommended Parts	Recommended	
	CII/II)	

DEN+ WITH PASSIVES



E	Wire Bond to Pad	400	400		
9	Componen Pad to Die Flag	200	200		
4	ize Component Component Pad to Support Support Pad to to Pad to to Pad to to Pad Length Pad Width Die Flag to Pad Minimum	250	250	77.7	
Ш	Support Pad Length	300	200	OUC.	
۵	Componen Pad to, Componen Pad Minimum	200	000	700	
ပ	Componen Pad Width	900		350	
В	Componen Pad Space	067.	1	260	
¥ .	Componen Pad Lengti	047	110	270	
	Component Size (All Dimensions are in microns)	0.10	Chip component U404	Chio Component 0201	






Gross Section (sort side)


Cross Section (long side)







DFN Material Sei












ATTIS DEN READY










IONS ON-GOI

SMA> MOLD/De-Tape>>

Die-Attach>Snap/Cure> PLASMA>>>




DESIGNED AND MADE FOR QFN / DFN ONLY



HELL FRES FULLY OUGLEEN

EDI SENDE IMIL



														19		1			1		
Į		1	-	+	ŀ	ŀ	-	-		2		5[NOMBER OF WEEKS	21	t	t	ŀ	+	\mathbf{l}	ŀ	ŀ
	ACTIVITIES		· 0	6	4	5	<u> </u>	<u> </u>	თ	5	11	12	13	14	15	16	17 1	18	19 2	20 21	1 22
15	1.0 REQUEST FOR QUOTES		├	-	-	-	ļ									 					
7.0	2.0 QUOTE ACCEPTANCE			_								:)								
3.0	3.0 DESIGN APPROVAL 3.1 Package Outline							The state of the s				3.2	J	1	· · · · · · · · · · · · · · · · · · ·		··		······································		
3.2					3		72.			110			42.3								
6.4.4	4.0 MATERIAL PROCUREMENT4.1 Etched Leadframe4.2 Shipping Tray			21-								6	//		Sia No		· · · · · · · · · · · · · · · · · · ·	······			
5.0	5.0 EQUIPMENT / TOOL PROCUREMENT 5.1 Saw / Singulation JIGS													<u></u>						· · · · · · · · · · · · · · · · · · ·	
6.0	6.0 BUY-OFF/SETUP					·					,1										· ·
7:0	7.0 INITIAL EVALUATION		-									-···		8]	Som cycles	ž 🗁	<u>5</u> ├─		·····		
8.0	8.0 INTERNAL QUALIFICATION	*																			
9.0	9.0 CUSTOMER QUALIFICATION START								EST	ESTIMATED				WW50	- 25						
		1	1	1	1					1	1	1				l					



QFN auto-lines are qualified and ready for **DFN / DFN**⁺

DFN / DFN+PROD

UN-TOOLED FORMAT

FRAMES BY SUB-CONTRACTOR PASSIVES TO BE PRE-

MULTI-DIE DFN⁺ WITH FEW OR SEVERAL PASSIVES DESIRABLE

Docket No.: 102402-100

5

10

15

While the invention has been described and illustrated in connection with preferred embodiments, many variations and modifications, as will be apparent to those of skill in the art, may be made without departing from the spirit and scope of the invention. By example, it should be appreciated that it is within the scope of the present invention to employ alternate package configurations. For example, the bonding pads 50 may be replaced by leads, similarly bonded to the die 20. In lieu of the encapsulant 70, the package 10 may include an enclosure (e.g., formed by a base and a cap or cover). The plated underside of the die pad may be secured centrally to the upper surface of the base such as via a polymeric adhesive. Various modifications may include plating applied before or after die attachment and/or wire bonding.

Accordingly, the teachings of this invention are not intended to be limited to any specific semiconductor die package arrangement, such as the arrangement described in detail above. As such, the invention as set forth in the appended clams is not limited to the precise details of construction set forth above as such other variations and modifications as would be apparent to one skilled in the art are intended to be included within the spirit and scope of the invention as set forth in the defined claims.

CLAIMS

What is Claimed is:

5

- 1. An electronic package, comprising:
 - a lead frame having a plurality of conductive leads;
 - a plurality of bond pads;
- a semiconductor die mounted to said lead frame and electrically coupled to said bond pads; and
- at least one passive component mounted to said lead frame and electrically coupled to said semiconductor die.
- The package of claim 1 further comprising:

 a conductive adhesive, so mounting said semiconductor die to said lead frame; and
 a mold compound encapsulating said semiconductor die and said at least one passive

 component.
 - 3. The package of claim 1 wherein said at least one passive component is selected from the group consisting of capacitors; inductors and resistors.
- 4. A method for assembling an electronic package, comprising:

 providing a lead frame having a plurality of conductive leads;

 providing a plurality of bond pads;

 electrically and mechanically coupling a semiconductor die to the lead frame and the bond pads;
- 25 mounting at least one passive component to the lead frame; and electrically coupling the at least one passive component to the semiconductor die.
- The method of claim 4 further comprising encapsulating the bond pads, the semiconductor die, the at least one passive component and inboard portions of the lead frame
 with an encapsulant.


Docket No.: 102402-100

25

ABSTRACT

An electronic package is presented including a lead frame having a plurality of conductive leads, a plurality of bond pads, a semiconductor die mounted to the lead frame and electrically coupled to the bond pads and at least one passive component mounted to the lead frame and electrically coupled to the semiconductor die. In one embodiment, the passive component is comprised of one of a capacitor, an inductor and a resistor.

\15819\2\357188.2



This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потивр.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.